ServicenavigationHauptnavigationTrailKarteikarten


Research unit
EU RFP
Project number
97.0390-2
Project title
ADAMO: Adaptive antennas in mobile terminals for wireless broadband communications

Texts for this project

 GermanFrenchItalianEnglish
Key words
-
-
-
Anzeigen
Alternative project number
-
-
-
Anzeigen
Research programs
-
-
-
Anzeigen
Short description
-
-
-
Anzeigen
Partners and International Organizations
-
-
-
Anzeigen
Abstract
-
-
-
Anzeigen
References in databases
-
-
-
Anzeigen

Inserted texts


CategoryText
Key words
(English)
Adaptive Antennas; Hybrid Analog-Digital 'Beamforming'; Low Power HIPERLAN Terminals; Wireless Broadband Communications.
Alternative project number
(English)
EU project number: 27001
Research programs
(English)
EU-programme: 4. Frame Research Programme - 1.3 Telematic systems
Short description
(English)
See abstract
Partners and International Organizations
(English)
Coordinator: Thomson-CSF Communications (F)
Abstract
(English)
The objective of the ESPRIT project ADAMO (ADaptive Antenna for MObiles) is to validate the potential of simple (i.e., low cost) adaptive antennas for improving the performance and reducing the power consumption of HIPERLAN (ETSI standard for high speed wireless LANs) modems. Instead of employing a complex, high speed (e.g., 47 MSamples/s) adaptive equalizer (i.e., a digital transversal filter) to mitigate the detrimental effects of intersymbol interference caused by multipath propagation, spatial filtering is applied by appropriately weighting and combining the RF signals coming from three independent antennas. Since this 'beamforming network' is realized with analog circuitry (i.e., phase shifters and amplifiers) power dissipation can be reduced considerably relative to a solution based on a digital equalizer. IIS's contribution consists of implementing the digital signal processing required to compute the combiner coefficents of the adaptive antenna in a dedicated ASIC called the AdAnTE (Adaptive Antenna Training Engine) chip. Due to the fact that this processor is only active during the training header of each data packet to compute the new weights and set idle when actual information transmission takes place, the current consumption owing to high speed digital switching is minimized. The main part of the AdAnTE datapath consists of a linear systolic array of pipelined CORDIC (COordinate Rotation DIgital Computer) processor elements, leading to a highly modular, readily extendable VLSI architecture.
References in databases
(English)
Swiss Database: Euro-DB of the
State Secretariat for Education and Research
Hallwylstrasse 4
CH-3003 Berne, Switzerland
Tel. +41 31 322 74 82
Swiss Project-Number: 97.0390-2