Parallel Streams - Hybrid embedded hardware and software architecture for parallel processing and rendering of high-definition audio signals using multi/many-cores.

Schrift Standard Fett
Login

Forschungsstelle

INNOSUISSE

Projektnummer

11662.1;9 PFES-ES

Projekttitel

Parallel Streams - Hybrid embedded hardware and software architecture for parallel processing and rendering of high-definition audio signals using multi/many-cores.

Projekttitel Englisch

Parallel Streams - Hybrid embedded hardware and software architecture for parallel processing and rendering of high-definition audio signals using multi/many-cores.

Texte zu diesem Projekt

	Deutsch	Französisch	Italienisch	Englisch
Kurzbeschreibung	-	-	-
Abstract	-	-	-

Erfasste Texte

Kategorie	Text
Kurzbeschreibung (Englisch)	Parallel Streams - Hybrid embedded hardware and software architecture for parallel processing and rendering of high-definition audio signals using multi/many-cores.
Abstract (Englisch)	To establish CH Precision as a major player in the high-end audio market, innovative high performance digital audio products will be designed and commercialized. They will be based on a state-of-the-art approach to digital to analog conversion using real-time signal modelling and error shaping. A hybrid parallel processing engine with coupled multi/many cores processors and FPGA, an event-driven parallel processing software architecture and fine-grain optimized algorithms will be developed.

Kategorie

Text

Kurzbeschreibung
(Englisch)

Parallel Streams - Hybrid embedded hardware and software architecture for parallel processing and rendering of high-definition audio signals using multi/many-cores.

Abstract
(Englisch)

To establish CH Precision as a major player in the high-end audio market, innovative high performance digital audio products will be designed and commercialized. They will be based on a state-of-the-art approach to digital to analog conversion using real-time signal modelling and error shaping. A hybrid parallel processing engine with coupled multi/many cores processors and FPGA, an event-driven parallel processing software architecture and fine-grain optimized algorithms will be developed.